G H Raisoni International Skill Tech University, Pune

S.Y. B.Tech (CE/CS/AIML/AIDS)
TERM-III (Regular)
CAE II- WINTER 2025 (2024 Pattern)
Computer Architecture and Organization (25BTPCL303)

(Time: - 01 Hour) **(Max. Marks: 20)**

Instructions to the students:

i) All questions are compulsory. ii) Neat diagrams must be drawn wherever necessary.
iii) Figures to the right indicate full marks. iv) Use of scientific calculator is allowed
v) Assume suitable data, if necessary.

Q.No	Question	Marks	CO	BL
Q1.(a)	Illustrate the main components of Memory Hierarchy with neat diagram.	[5]	CO3	BL2
b)	Describe Associative Mapping & Direct Mapping with neat diagram.	[5]	CO3	BL2
	OR			
Q 2.(a)	Explain any two page replacement algorithm with suitable examples in details.	[5]	CO3	BL2
(b)	List and describe different types of RAM & ROM.	[5]	CO3	BL2
Q 3.(a)	Explain different Pipeline stages with neat diagram.	[5]	CO4	BL3
(b)	Describe types of Pipelineing with suitable example.	[5]	CO4	BL3
	OR			
Q. 4 (a)	Detail the types of Hazards occuried in Pipelining with their Proper Solution.	[5]	CO4	BL3
(b)	Illustrate and explain single Cycle datapath used in Pipelinging.	[5]	CO4	BL3

- **BL – Bloom's Taxonomy Levels (1- Remember, 2- Understand, 3 – Apply, 4 – Analyze,5 –Evaluate 6 - Create)**
- **CO- Course Outcomes**